

FIG 1

10004059-121001




FIG. 2




FIG. 3

FIG. 4




FIG. 4




FIG. 5




FIG. 6

Receive
 V_{CC}/V_{SS}
Reference Signals 502

Generate
 V_{bias}
Signal 504

FIG. 7

Input Voltage
Fluctuation
Offset 506

Produce
Differential
Current
Reference Signals 508

Monitor
 V_{CC} and V_{SS}
At 2nd Area 518

Monitor
 V_{CC} and V_{SS}
of 1st Area 510

Adjust
 V_{REF1} and V_{REF2}
to mid-rail 512

Adjust
 V_{REF1} and V_{REF2}
to mid-rail 522

Compare
 V_{REF1} and
 V_{REF2} 514

Compare
 V_{REF1} and
 V_{REF2} 524

Output
Signal 516

Output
Signal 526

The diagram shows two input stages. The top stage, labeled 620, is a differential-mode input stage. It consists of two NMOS transistors with their sources connected to a common source node. This node is connected to ground through a resistor labeled R . The gates of these transistors are connected to a differential-mode input signal, represented by two arrows labeled $I_{ref} -$ and $I_{ref} +$. The drains of the transistors are connected to a common drain node, which is connected to a supply voltage T through a resistor labeled C . The bottom stage, labeled 610, is a common-mode input stage. It consists of two NMOS transistors with their sources connected to a common source node, which is connected to ground through a resistor labeled R . The gates of these transistors are connected to a common-mode input signal, represented by two arrows labeled $I_{ref} +$ and $I_{ref} -$. The drains of the transistors are connected to a common drain node, which is connected to a supply voltage T through a resistor labeled C .

FIG. 8